Voltage controlled oscillator with a large frequency range and a low gain

ABSTRACT

A system is disclosed for a voltage controlled oscillator (“VCO”) having a large frequency range and a low gain. Passive or active circuitry is introduced between at least one VCO cell in the voltage controlled oscillator and the voltage source for the VCO cell which reduces a gain value for the VCO to maintain stability of the system.

BACKGROUND

The Voltage controlled oscillator (“VCO”) plays an important role in the operation of a Phase Lock Loop (“PLL”). A typical PLL generates an output signal the phase of which is related to the phase of a reference signal (the input signal).

As is known in the art, the gain of a VCO (K_(VCO)) is defined as the operational frequency range divided by the control voltage range, typically in the units of MHz/V. While having a large K_(VCO) is generally desirable (for example, a large K_(VCO) may allow the VCO to be used in a diverse variety of applications), if K_(VCO) becomes too large then stability and/or noise performance of the VCO will degrade which reduces the effectiveness of the VCO. With modern VCO applications, the value of voltage source V_(DD) is reduced which consequently reduces the operating range of the control voltage signal V_(C) and therefore increases K_(VCO). Additionally, modern VCO applications require higher operational speed and data rate thereby increasing the operational frequency range of the VCO which, consequently, increases K_(VCO) even further. The result is that K_(VCO) becomes too large to maintain the necessary stability and/or noise performance requirements.

Therefore, there is a need to have a VCO with a larger operational frequency range will maintaining a low K_(VCO) to maintain stability and/or noise performance of the VCO.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a simplified schematic drawing of a phase lock loop with a voltage controlled oscillator.

FIG. 2 is a simplified schematic drawing of a phase lock loop with a voltage controlled oscillator according to an embodiment of the present subject matter.

FIG. 3 is a simplified schematic drawing of a phase lock loop with a voltage controlled oscillator according to another embodiment of the present subject matter.

FIG. 4 is a simplified schematic drawing of a phase lock loop with a voltage controlled oscillator according to yet another embodiment of the present subject matter.

FIG. 5A is an exemplary schematic circuit diagram of a portion of a voltage controlled oscillator according to an embodiment of the present subject matter.

FIG. 5B is an exemplary schematic circuit diagram of a portion of a voltage controlled oscillator according to another embodiment of the present subject matter.

DETAILED DESCRIPTION

With reference to the figures where like elements have been given like numerical designations to facilitate an understanding of the present subject matter, various embodiments of a system and method for compensating for timing misalignments are described. In order to more fully understand the present subject matter, a brief description of applicable circuitry will be helpful.

An exemplary PLL 11 is shown in FIG. 1. The PLL 11 includes a phase-frequency detector 20, a charge pump 30, a low pass filter 40, a differential VCO 150, and a divider circuit 60. The low pass filter 40 includes a first capacitor, denoted C_(P), and a second capacitor, denoted C_(Z), which is arranged in series with a resistor, denoted R_(Z). Typically, the capacitance of capacitor C_(Z) is ten times the capacitance of capacitor C_(P).

The VCO 150 includes one or more VCO cells; as shown, VCO 150 is a four stage VCO and has four VCO cells numbered 151, 152, 153, and 154. One of skill in the art will readily understand that a typical VCO in a PLL may contain more or fewer than four stages. The VCO cells in VCO 150 are cascaded and looped and each VCO cell provides a time delay T_(d) which is typically in the picosecond range. The output of differential VCO 150, denoted f_(OUT), can be determined by the equation:

$f_{OUT} = \frac{1}{2 \times M \times T_{d}}$

-   -   where M=the number of stages in the VCO

In the PLL 11, the charge pump 30, the low pass filter 40, and the VCO cells 151-154 are each connected to a voltage source denoted V_(DD). Certain details of VCO cell 151 are shown which include a first CMOS (complementary metal oxide semiconductor) 111 which includes a first PMOS (a p-channel MOSFET (metal oxide semiconductor field effect transistor)) 111 a, and a second CMOS 112 which includes a second PMOS 112 a. CMOS 111 and CMOS 112 are connected between voltage source V_(DD) and ground, as shown.

In operation, phase-frequency detector 20 receives a reference signal, denoted f_(REF), and compares a feedback signal, denoted f_(FDBK), to f_(REF). Alternatively, the frequency control signal may be derived from a comparison of the phase of the reference signal with the phase of the feedback signal. Based on the results of the comparison of f_(FDBK) to f_(REF), the phase-frequency detector 20 provides a frequency control signal to charge pump 30. As is known in the art, if f_(FDBK) is greater than f_(REF), the frequency control signal DN will be supplied to charge pump 30, whereas if f_(FDBK) is less than f_(REF), the frequency control signal UP will be supplied to charge pump 30. The charge pump 30 receives the appropriate frequency control signal and generates therefrom a control current signal, denoted I_(CP), as is known in the art. The control current signal I_(CP) is operated on by low pass filter 40 to thereby generate a control voltage signal, denoted V_(C).

The control voltage signal V_(C) is applied to the gate terminal of each of PMOS 111 a and PMOS 112 a, as is known in the art. PMOS 111 a and PMOS 112 a are controlled by the control voltage signal V_(C) such that the current through PMOS 111 a and PMOS 112 a changes in response thereto. For example, as is known in the art, a higher current through PMOS 111 a and PMOS 112 a causes the delay value T_(d) of VCO cell 151 to decrease which causes the output of the VCO 150, f_(OUT), to increase. Likewise, a lower current through PMOS 111 a and PMOS 112 a causes the delay value T_(d) of VCO cell 151 to increase which causes the output of the VCO 150, f_(OUT), to decrease. As stated above, VCO 150 provides an output f_(OUT) which is input to divider circuit 60. Divider circuit 60 divides f_(OUT) by a predetermined value N, as is known in the art, to produce feedback signal f_(FDBK).

FIG. 2 is a simplified schematic drawing of a phase lock loop 12 with a voltage controlled oscillator 250 according to an embodiment of the present subject matter. Similar to PLL 11 in FIG. 1, PLL 12 also includes a phase-frequency detector 20, a charge pump 30, a low pass filter 40, and a divider circuit 60, each as described above with respect to FIG. 1. The VCO 250 includes a VCO cell 251 which contains PMOS 111 a and PMOS 112 a where PMOS 111 a and 112 a are controlled by the control voltage signal V_(C) applied to the gate terminals thereof such that the current through PMOS 111 a and PMOS 112 a changes in response thereto. A terminal of PMOS 111 a is connected to voltage source V_(DD) through resistor R₁ and switch S₁ where R₁ and S₁ are connected in parallel. Likewise, a terminal of PMOS 112 a is connected to voltage source V_(DD) through resistor R₂ and switch S₂ where R₂ and S₂ are connected in parallel. Switches S₁ and S₂ may each be operated automatically based on an electrical control signal as is known in the art. In an embodiment, each VCO cell 252-254 of VCO 250 is configured in a similar way to the configuration described above for VCO cell 251.

For high data rate applications where a large operational frequency range of the VCO 250 is desirable, switches S₁ and S₂ are closed and therefore resistors R₁ and R₂, respectively, are shorted out. Thus, VCO 250 operates in a similar manner as described above for VCO 150 in FIG. 1. In this configuration, the transconductance of, for example, PMOS 111 a in VCO cell 251 is the same as the transconductance of PMOS 111 a in VCO cell 151 in FIG. 1, and may be a predetermined value G_(m1). As is known in the art, the transconductance is representative of a current change in a PMOS device due to a change in a voltage of control voltage signal V_(C) for the PMOS device. Similarly, in this configuration, the transconductance of, for example, PMOS 112 a in VCO cell 251 is the same as the transconductance of PMOS 112 a in VCO cell 151 in FIG. 1, and may be a predetermined value G_(m2). In an embodiment, G_(m1) and/or G_(m2) may be in the range of milliamps/volt.

For low data rate applications, switches S₁ and S₂ in FIG. 2 are open thus placing resistors R₁ and R₂, respectively, in between voltage source V_(DD) and PMOS 111 a and PMOS 112 a, respectively. One of the effects of this configuration is that the transconductance for PMOS 111 a in VCO cell 251 is reduced to G′_(m2) as follows:

$G_{m\; 1}^{\prime} = {G_{m\; 1}\left( \frac{1}{1 + {G_{m\; 1}R_{1}}} \right)}$

where R₁ is the resistance value for resistor R₁ in FIG. 2. Thus, the current change in PMOS 111 a is reduced for a given change in control voltage signal V_(C). Likewise, the transconductance for PMOS 112 a in VCO cell 251 is reduced to G′_(m2) as follows:

$G_{m\; 2}^{\prime} = {G_{m\; 2}\left( \frac{1}{1 + {G_{m\; 2}R_{2}}} \right)}$

where R₂ is the resistance value for resistor R₂ in FIG. 2. Thus, the current change in PMOS 112 a is reduced for a given change in control voltage signal V_(C). In an embodiment, R₁=R₂ and G_(m1)=G_(m2) so that G′_(m1)=G′_(m2). Due to the insertion of R₁ and R₂ between V_(DD) and PMOS 111 a and 112 a, the current into the VCO 250 is reduced thus reducing the operational frequency range of VCO 250 which, consequently, reduces K_(VCO).

FIG. 3 is a simplified schematic drawing of a phase lock loop 13 with a voltage controlled oscillator 350 according to another embodiment of the present subject matter. Similar to PLL 11 in FIG. 1, PLL 13 also includes a phase-frequency detector 20, a charge pump 30, a low pass filter 40, and a divider circuit 60, each as described above with respect to FIG. 1.

The VCO 350 includes a VCO cell 351 which contains PMOS 311 a, PMOS 311 b, PMOS 312 a, and PMOS 312 b. PMOS 311 a and 311 b are connected in parallel to voltage source V_(DD). Likewise, PMOS 312 a and 312 b are connected in parallel to voltage source V_(DD). PMOS 311 a and 312 a are controlled by the control voltage signal V_(C) applied to the gate terminals thereof such that the current through PMOS 311 a and PMOS 312 a changes in response thereto. PMOS 311 b and 312 b are controlled by the control voltage signal V_(Z) applied to the gate terminals thereof such that the current through PMOS 311 b and PMOS 312 b changes in response thereto. Control voltage signal V_(Z) is taken from the junction between capacitor C_(Z) and resistor R_(Z) in low pass filter 40. In an embodiment, the capacitance of C_(Z) is approximately ten times the capacitance of C_(P). Thus, the voltage of the junction between C_(Z) and R_(Z), i.e., V_(Z), is relatively static in comparison to the voltage of V_(C). In an embodiment, each VCO cell 352-354 of VCO 350 is configured in a similar way to the configuration described above for VCO cell 351.

In an embodiment, a ratio of the physical size (e.g., the physical length or width) of PMOS 311 b to PMOS 311 a is K:1, where K>1. In a particular embodiment, K=4. Similarly, a ratio of PMOS 312 b to PMOS 312 a is also K:1. A comparison of VCO cell 251 in FIG. 2 (in the configuration where switches S₁ and S₂ are shut) with VCO cell 351 in FIG. 3 reveals that replacing PMOS 111 a in VCO cell 251 with PMOS 311 a and 311 b (connected as shown in FIG. 3) and replacing PMOS 112 a in VCO cell 251 with PMOS 312 a and 312 b (connected as shown in FIG. 3) results in VCO cell 351. As discussed above with respect to FIG. 2, the transconductance for PMOS 111 a (in the configuration where switches S₁ and S₂ are shut) is equal to a predetermined value G_(m1), and the transconductance for PMOS 112 a (for this configuration) is equal to a predetermined value G_(m2). For PMOS 311 a, it can be seen that the transconductance is equal to

${G_{m\; 1}\left( \frac{1}{1 + K} \right)},$

which is less than G_(m1) while for PMOS 312 a, the transconductance is equal to

$G_{m\; 2}\left( \frac{1}{1 + K} \right)$

which is less than G_(m2). Therefore, the current into the VCO 350 is reduced thus reducing the operational frequency range of VCO 350 which, consequently, reduces K_(VCO) of VCO 350. The reduction in K_(VCO) is by a factor of

$\left( \frac{1}{1 + K} \right).$

However, the operational frequency range of VCO 350 is not reduced since the charge in capacitor C_(Z) can adjust while PLL 13 is operating in a long-term non-linear mode.

FIG. 4 is a simplified schematic drawing of a phase lock loop 14 with a voltage controlled oscillator 450 according to yet another embodiment of the present subject matter. As can be seen from a comparison of FIGS. 2 and 3 with FIG. 4, FIG. 4 is a combination of some components in FIGS. 2 and 3, e.g., VCO 450 includes a VCO cell 451 which contains PMOS 311 a, PMOS 311 b, PMOS 312 a, and PMOS 312 b. PMOS 311 a and 311 b are connected in parallel and are connected to voltage source V_(DD) through resistor R₁ and switch S₁ where R₁ and S₁ are connected in parallel. Likewise, PMOS 312 a, and PMOS 312 b are connected in parallel and are connected to voltage source V_(DD) through resistor R₂ and switch S₂ where R₂ and S₂ are connected in parallel. PMOS 311 a and 312 a are controlled by the control voltage signal V_(C) applied to the gate terminals thereof such that the current through PMOS 311 a and PMOS 312 a changes in response thereto. PMOS 311 b and 312 b are controlled by the control voltage signal V_(Z) applied to the gate terminals thereof such that the current through PMOS 311 b and PMOS 312 b changes in response thereto. Control voltage signal V_(Z) is taken from the junction between capacitor C_(Z) and resistor R_(Z) in low pass filter 40.

For low data rate applications, switches S₁ and S₂ are open thus placing resistors R₁ and R₂, respectively, in between voltage source V_(DD) and PMOS 311 a and 311 b and PMOS 312 a and 312 b, respectively. Therefore, the operation of VCO 450 is a combination of the operating characteristics described above with respect to FIG. 2 (with switches S₁ and S₂ open) and FIG. 3. The insertion of the resistors R₁ and R₂ between V_(DD) and PMOS 311 a and 311 b and PMOS 312 a and 312 b reduces the current into VCO 450 which reduces the operational frequency range of VCO 450 and, consequently, reduces K_(VCO) of VCO 450. Additionally, the ratio of PMOS 311 b to PMOS 311 a is K:1, where K>1 and, similarly, a ratio of PMOS 312 b to PMOS 312 a is also K:1. Consequently, as described above with respect to FIG. 3, this has the effect of reducing the current into VCO 450 which reduces the operational frequency range of VCO 450 and, consequently, reduces K_(VCO) of VCO 450. Thus, K_(VCO) of VCO 450 is lower than K_(VCO) of either VCO 250 in FIG. 2 or VCO 350 in FIG. 3.

While the above embodiments in FIGS. 2 through 4 discuss the use of PMOS, the present inventive subject matter contemplates the use of NMOS as well. FIG. 5A is an exemplary schematic circuit diagram of a portion of a voltage controlled oscillator, such as VCO 350 in FIG. 3, including PMOS 311 a and PMOS 311 b. As described above, the ratio of PMOS 311 b to PMOS 311 a is K:1, as shown. Also, PMOS 311 a is controlled by control voltage signal V_(C) while PMOS 311 b is controlled by control voltage signal V_(Z). For the sake of simplicity, PMOS 312 a and PMOS 312 b, along with other circuit devices, are not shown in FIG. 5A.

FIG. 5B is an exemplary schematic circuit diagram of a portion of a voltage controlled oscillator, such as VCO 350 in FIG. 3, where NMOS (an n-channel MOSFET) devices are used instead of PMOS devices. NMOS 311 c is controlled by control voltage signal V_(C) while NMOS 311 d is controlled by control voltage signal V_(Z). The ratio of NMOS 311 c to NMOS 311 d is 1:K. In an embodiment, NMOS devices would also be used to replace PMOS 312 a and PMOS 312 b in VCO 350 in FIG. 3.

According to embodiments of the present subject matter, a circuit includes a voltage controlled oscillator (“VCO”) having a VCO cell which includes a first CMOS circuit including a first PMOS device having a gate terminal which receives a control voltage signal, and having a second terminal operatively connected to a first resistor where the first resistor is operatively connected to a first voltage source, and a second CMOS circuit including a second PMOS device having a gate terminal which receives the control voltage signal, and having a second terminal operatively connected to a second resistor where the second resistor is operatively connected to the first voltage source, and the VCO further having an output terminal and providing an output frequency signal thereon.

In other embodiments of the present subject matter, the circuit above includes a first switch operatively connected in parallel with the first resistor. In yet other embodiments, the circuit further includes a second switch operatively connected in parallel with the second resistor. In still further embodiments, the circuit has an operational parameter D for the first PMOS device which is equal to a predetermined number G when said first switch is closed and the operational parameter D is equal to

$G\left( \frac{1}{1 + {GR}} \right)$

when the first switch is open, where the operational parameter D is representative of a current change in the first PMOS device due to a change in a voltage of the control voltage signal, and where R is a resistance value for the first resistor.

In still other embodiments, the circuit includes a phase-frequency detector which detects a difference between a reference frequency signal and a feedback frequency signal to thereby produce a frequency control signal, a charge pump which receives the frequency control signal and generates a control current signal therefrom, and a low pass filter operatively connected to the charge pump where the low pass filter integrates the control current signal and generates the control voltage signal therefrom. In yet still other embodiments, this circuit further includes a divider circuit operatively connected to the output terminal of the VCO and to the phase-frequency detector, where the divider circuit reduces a frequency of the output frequency signal to thereby generate the feedback frequency signal. In some embodiments, the phase-frequency detector detects a difference between a phase of a reference signal and a phase of a feedback signal to thereby produce a frequency control signal.

In accordance with additional embodiments of the present subject matter, a circuit includes a phase-frequency detector which detects a difference between a reference frequency signal and a feedback frequency signal to thereby produce a frequency control signal, a charge pump which receives the frequency control signal and generates a control current signal therefrom, a low pass filter operatively connected to the charge pump where the low pass filter integrates the control current signal and generates a first control voltage signal therefrom, and where the low pass filter includes a first capacitor operatively connected to a first resistor, and an output terminal operatively connected to a junction between the first capacitor and the first resistor, where a second control voltage signal is applied to the output terminal. Additionally, the VCO includes a first PMOS device having a gate terminal which receives the first control voltage signal, a second PMOS device having a gate terminal which receives the first control voltage signal, a third PMOS device having a gate terminal which receives the second control voltage signal, and a fourth PMOS device having a gate terminal which receives the second control voltage signal. Also, the VCO further includes an output terminal on which an output frequency signal is placed. Furthermore, the VCO includes a divider circuit operatively connected to the output terminal of the VCO and to the phase-frequency detector, where the divider circuit reduces a frequency of the output frequency signal to thereby generate the feedback frequency signal.

In further embodiments of the above circuit, a first ratio of the third PMOS device to the first PMOS device is K:1, wherein K is a predetermined value and wherein K>1. In still further embodiments, a second ratio of the fourth PMOS device to the second PMOS device is K:1. In yet further embodiments, a second terminal of the first PMOS device is operatively connected to a second terminal of the third PMOS device. In some embodiments, the said phase-frequency detector detects a difference between a phase of a reference signal and a phase of a feedback signal to thereby produce the frequency control signal.

In other embodiments, the second terminal of the first PMOS device is operatively connected to a second resistor where the second resistor is operatively connected to a first voltage source. Yet other embodiments include a first switch operatively connected in parallel with the second resistor. In still other embodiments, a second terminal of the second PMOS device is operatively connected to a second terminal of the fourth PMOS device. In still other embodiments, the second terminal of the second PMOS device is operatively connected to a third resistor where the third resistor is operatively connected to the first voltage source. In yet still other embodiments, a second switch is operatively connected in parallel with the third resistor.

According to yet another embodiment of the present subject matter, a VCO circuit includes a phase-frequency detector which detects a difference between a reference frequency signal and a feedback frequency signal to thereby produce a frequency control signal, a charge pump which receives the frequency control signal and generates a control current signal therefrom, a low pass filter operatively connected to the charge pump where the low pass filter integrates the control current signal and generates a first control voltage signal therefrom, and where the low pass filter includes a first capacitor operatively connected to a first resistor, and an output terminal operatively connected to a junction between the first capacitor and the first resistor, where a second control voltage signal is applied to the output terminal. Additionally, the VCO includes a first NMOS device having a gate terminal which receives the first control voltage signal, a second NMOS device having a gate terminal which receives the first control voltage signal, a third NMOS device having a gate terminal which receives the second control voltage signal, a fourth NMOS device having a gate terminal which receives the second control voltage signal. Also, the VCO further includes an output terminal on which an output frequency signal is placed. Furthermore, the VCO includes a divider circuit operatively connected to the output terminal of the VCO and to the phase-frequency detector, where the divider circuit reduces a frequency of the output frequency signal to thereby generate the feedback frequency signal.

In certain further embodiments of the above circuit, a first ratio of the first NMOS device to the third NMOS device is K:1, where K is a predetermined value and where K>1. In still further embodiments, a second ratio of the second NMOS device to the fourth NMOS device is K:1.

While some embodiments of the present subject matter have been described, it is to be understood that the embodiments described are illustrative only and that the scope of the invention is to be defined solely by the appended claims when accorded a full range of equivalence, many variations and modifications naturally occurring to those of skill in the art from a perusal hereof. 

We claim:
 1. A circuit, comprising: a voltage controlled oscillator (“VCO”) having a VCO cell comprising: a first CMOS circuit including a first PMOS device having a gate terminal which receives a control voltage signal, and having a second terminal operatively connected to a first resistor wherein said first resistor is operatively connected to a first voltage source; and a second CMOS circuit including a second PMOS device having a gate terminal which receives the control voltage signal, and having a second terminal operatively connected to a second resistor wherein said second resistor is operatively connected to the first voltage source; said VCO further having an output terminal and providing an output frequency signal thereon.
 2. The circuit of claim 1 further comprising a first switch operatively connected in parallel with said first resistor.
 3. The circuit of claim 2 further comprising a second switch operatively connected in parallel with said second resistor.
 4. The circuit of claim 3 wherein an operational parameter D of said first PMOS device is equal to a predetermined number G when said first switch is closed and said operational parameter D is equal to $G\left( \frac{1}{1 + {GR}} \right)$ when said first switch is open, wherein said operational parameter D is representative of a current change in said first PMOS device due to a change in a voltage of said control voltage signal, and wherein R is a resistance value for said first resistor.
 5. The circuit of claim 1 further comprising a phase-frequency detector which detects a difference between a reference frequency signal and a feedback frequency signal to thereby produce a frequency control signal; a charge pump which receives the frequency control signal and generates a control current signal therefrom; and a low pass filter operatively connected to said charge pump wherein said low pass filter integrates the control current signal and generates the control voltage signal therefrom.
 6. The circuit of claim 5 further comprising a divider circuit operatively connected to said output terminal of the VCO and to said phase-frequency detector, wherein said divider circuit reduces a frequency of the output frequency signal to thereby generate the feedback frequency signal.
 7. The circuit of claim 5 wherein said phase-frequency detector detects a difference between a phase of a reference signal and a phase of a feedback signal to thereby produce a frequency control signal.
 8. A circuit, comprising: a phase-frequency detector which detects a difference between a reference frequency signal and a feedback frequency signal to thereby produce a frequency control signal; a charge pump which receives the frequency control signal and generates a control current signal therefrom; a low pass filter operatively connected to said charge pump wherein said low pass filter integrates the control current signal and generates a first control voltage signal therefrom; said low pass filter comprising a first capacitor operatively connected to a first resistor, and an output terminal operatively connected to a junction between said first capacitor and said first resistor, wherein a second control voltage signal is applied to said output terminal; a VCO having a VCO cell comprising: a first PMOS device having a gate terminal which receives the first control voltage signal; a second PMOS device having a gate terminal which receives the first control voltage signal; a third PMOS device having a gate terminal which receives the second control voltage signal; and a fourth PMOS device having a gate terminal which receives the second control voltage signal; said VCO further having an output terminal and providing an output frequency signal thereon; and a divider circuit operatively connected to said output terminal of the VCO and to said phase-frequency detector, wherein said divider circuit reduces a frequency of the output frequency signal to thereby generate the feedback frequency signal.
 9. The circuit of claim 8 wherein a first ratio of said third PMOS device to said first PMOS device is K:1, wherein K is a predetermined value and wherein K>1.
 10. The circuit of claim 9 wherein a second ratio of said fourth PMOS device to said second PMOS device is K:1.
 11. The circuit of claim 8 wherein a second terminal of said first PMOS device is operatively connected to a second terminal of said third PMOS device.
 12. The circuit of claim 8 wherein said phase-frequency detector detects a difference between a phase of a reference signal and a phase of a feedback signal to thereby produce the frequency control signal.
 13. The circuit of claim 12 wherein said second terminal of said first PMOS device is operatively connected to a second resistor wherein said second resistor is operatively connected to a first voltage source.
 14. The circuit of claim 13 further comprising a first switch operatively connected in parallel with said second resistor.
 15. The circuit of claim 14 wherein a second terminal of said second PMOS device is operatively connected to a second terminal of said fourth PMOS device.
 16. The circuit of claim 15 wherein said second terminal of said second PMOS device is operatively connected to a third resistor wherein said third resistor is operatively connected to said first voltage source.
 17. The circuit of claim 16 further comprising a second switch operatively connected in parallel with said third resistor.
 18. A circuit, comprising: a phase-frequency detector which detects a difference between a reference frequency signal and a feedback frequency signal to thereby produce a frequency control signal; a charge pump which receives the frequency control signal and generates a control current signal therefrom; a low pass filter operatively connected to said charge pump wherein said low pass filter integrates the control current signal and generates a first control voltage signal therefrom; said low pass filter comprising a first capacitor operatively connected to a first resistor, and an output terminal operatively connected to a junction between said first capacitor and said first resistor, wherein a second control voltage signal is applied to said output terminal; a VCO having a VCO cell comprising: a first NMOS device having a gate terminal which receives the first control voltage signal; a second NMOS device having a gate terminal which receives the first control voltage signal; a third NMOS device having a gate terminal which receives the second control voltage signal; and a fourth NMOS device having a gate terminal which receives the second control voltage signal; said VCO further having an output terminal and providing an output frequency signal thereon; and a divider circuit operatively connected to said output terminal of the VCO and to said phase-frequency detector, wherein said divider circuit reduces a frequency of the output frequency signal to thereby generate the feedback frequency signal.
 19. The VCO circuit of claim 18 wherein a first ratio of said first NMOS device to said third NMOS device is K:1, wherein K is a predetermined value and wherein K>1.
 20. The VCO circuit of claim 19 wherein a second ratio of said second NMOS device to said fourth NMOS device is K:1. 